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The current technology for growing 3C-SiC films epitaxially on Si-substrates is based on chemical vapor deposition (CVD) at 1350°C. The control of defects in the initial stages of deposition is crucial for the ultimate quality of the 3C-SiC layer. However, due to the relatively high misfit of 21 % between the lattice parameters of Si and 3C-SiC, the defect density in the SiC layer is very high (~ 10 12 cm -2 ). For the successful application of epitaxially grown 3C-SiC films in microelectronics technology a significant reduction of the defect density is necessary.
The irradiation of thin silicon carbide layers on silicon substrates with intense light pulses from lasers or flash lamps can give a marked improvement in the layer properties [1] . Transient melting of the silicon immediately beneath the SiC/Si interface allows the SiC layer, which is highly stressed after growth, to relax. However, in pulsed melting of monocrystalline materials, the liquidsolid interface is facetted, as observed in initial studies of flash lamp annealing by Heinig et al. [2] . Melting and regrowth therefore lead to pronounced surface relief, as shown in Fig. 1(a) , making the substrates unsuitable for further processing.
This contribution reports a method of controlling the melt depth, thereby suppressing faceted melting and excessive surface roughness, overcoming a major limitation of liquid phase processes. The approach involves implanting enough carbon into the silicon substrate below the SiC layer to create a layer with an elevated melting temperature to act as a "melt stop."
The melt process then takes place as shown in Fig. 1(b) . Although initial melting below the SiC is faceted, increasing the pulse energy causes the molten regions to join to produce a continuous molten zone up to the melt stop. After the pulse is over and the sample starts to cool down, the implanted layer acts as a seed for the recrystallization of the molten silicon layer. Therefore it is necessary to ensure that the implantation temperature is high enough to avoid excessive damage to the crystalline structure of this region. The effect of the melt stop technique was initially investigated using plain silicon wafers. From previous experiments, regarding the flash lamp heating of silicon, the degree of surface roughness is more pronounced on a free silicon surface than on a surface covered with silicon carbide. After the determination of the optimal implantation and annealing conditions for minimizing the surface roughness for pure silicon samples, a melt stop layer was implanted into a SiC/Si structure well behind the interface. For this purpose, 18-nm-thick 3C-SiC films were grown epitaxially on Si-substrates by CVD at 1350°C. Subsequently a high dose (3 × 10 17 cm -2 ) of carbon ions was implanted at an energy of 200 keV through the SiC film into the bulk silicon to a defined depth behind the Si/SiC interface. To limit the damage in the SiC top layer the implantation was carried out at a temperature of 600°C. The profile calculation using the TRIM computer code [3] predicts a carbon rich melt stop layer with a thickness of about 200 nm and a maximum carbon concentration of 30 at.% at a depth 500 nm. The implanted zone has a predominantly crystalline structure containing 3C-SiC precipitates having a mean diameter of 4 nm.
Inspection of the silicon-carbon phase diagram [4] shows that the addition of just a small percentage of carbon to silicon leads to an significant increase of the silicon melting temperature. For example, the admixture of 10 % carbon to silicon results in a melting temperature of approximately 2000°C. Consequently, the carbon implanted intermediate layer should represent an effective barrier to the deep facetted melting of silicon.
For the pulse heating the Rossendorf flash apparatus [5] has been used. The pulse time, used for the experiments was 3 ms and the preheating temperature was 850°C. All samples were flashed under argon atmosphere.
In Fig. 2 optical micrographs of the carbon implanted samples, which were flashed at different energies, are shown in comparison with a non implanted sample. At a relatively low flash voltage of 2.9 kV, melting of the surface is incomplete, resulting in a mosaic of melted and un-melted parts. Increasing the flash voltage to 3.4 kV causes the regions to coalesce, forming a continuous molten surface layer above the melt barrier. For this case a very low surface roughness is obtained. If the flash energy is increased to 3.5 kV, bulk melting starts behind the carbon melt barrier, resulting in a very rough surface after recrystallization. In comparison to the carbon implanted sample, the non implanted surface shows a rough surface at any energy above 3.1 kV, with the degree of roughness increases with increasing flash energy or rather with increasing melting depth.The pulse energies (voltages) corresponding to the onset of melting below the SiC layer and the threshold for deep melting into the silicon substrate have been calculated using a model for the flash lamp process [1] , modified to incorporate the dependence on melting temperature arising from the carbon implantation. The comparison made in Fig. 2 shows the model and experimental work are consistent.
In Fig. 3 a cross-sectional transmission electron microscopy (XTEM) micrograph of a flashed SiC/Si structure is shown. The flash voltage was 3.3 kV, sufficient to ensure melting up to the melt stop. The thin silicon carbide layer on top of a mostly defect free upper silicon substrate layer is clearly visible, whereas the region between 400 and 600 nm is characterized by the occurrence of a high concentration of small silicon carbide precipitates having their origin in the high dose of implanted carbon ions. The effective suppression of facetted melting is confirmed by the absence of surface morphology. Consequently, the wafer surface remains flat regardless of the molten silicon interface layer. Lateral mass transport due to capillary waves [6] , a consequence of the 10 % difference in density of solid and liquid silicon, may occur, but a melt stop layer significantly reduces the height of the hillocks by limiting the volume of liquid silicon.
The use of a melt stop gives an additional benefit in that effective annealing can be achieved over a range of process conditions (approximately 3.0 -3.5 kV), increasing the tolerance to lateral inhomogeneities in energy density, variations in energy from flash to flash and differences in wafer structure.
Apart from its application for the improvement of heteroepitaxial silicon carbide on silicon structures there should be a potential of the melt stop technique for semiconductor doping too. Using a melt stop layer beneath an initial ion implanted dopant profile it should be possible to get after the flash lamp melting, depending on the segregation coefficient of the implanted species, either a rectangular profile (high segregation coefficient) or a very sharp dopant peak near the surface (low segregation coefficient). Moreover, the melt stop technique is equally applicable to laser induced melting, opening the way for the wider application of liquid phase processes.
